

08-03-00

A

Express Mail No.: EL 451 594 661 US

**PENNIE & EDMONDS LLP**  
 COUNSELORS AT LAW  
 3300 Hillview Avenue  
 Palo Alto, CA 94304  
 (650) 493-4935

ATTORNEY DOCKET NO. 9797-057-999

Date: August 1, 2000

Assistant Commissioner for Patents  
 Box PATENT APPLICATION  
 Washington, D.C. 20231

Sir:

The following utility patent application is enclosed for filing:

Applicant(s): Donald V. Perino

Executed on: July 27, 2000

Title of Invention: APPARATUS AND METHOD FOR OPERATING A MASTER-SLAVE SYSTEM WITH A CLOCK  
 SIGNAL AND A SEPARATE PHASE SIGNAL

**PATENT APPLICATION FEE VALUE**

TYPE	NO. FILED	LESS	EXTRA	EXTRA RATE	FEE
Total Claims	26	-20	6	\$18.00 each	\$ 108.00
Independent	3	-3	0	\$78.00 each	\$ 0.00
Minimum Fee					\$ 690.00
Multiple Dependency Fee If Applicable (\$260.00)					\$ 0.00
<b>Total</b>					\$ 798.00
50% Reduction for Independent Inventor, Nonprofit Organization or Small Business Concern (a verified statement as to the applicant's status is attached)					- \$ 0.00
<b>Total Filing Fee</b>					\$ 798.00

Also enclosed:

- ☒ Declaration by the inventor; and
- ☒ 10 sheets of formal drawings (6 figures).

Please charge the required fee to Pennie & Edmonds LLP Deposit Account No. 16-1150 (order no. 9797-057-999). A  
 copy of this sheet is enclosed.

Respectfully submitted,

William S. Galliani  
 PENNIE & EDMONDS LLP

33,885  
 (Reg. No.)

This form is not for use with continuation, divisional, re-issue, design or plant patent applications.

# **APPARATUS AND METHOD FOR OPERATING A MASTER-SLAVE SYSTEM WITH A CLOCK SIGNAL AND A SEPARATE PHASE SIGNAL**

## **BRIEF DESCRIPTION OF THE INVENTION**

This invention relates generally to digital systems. More particularly, this invention relates to a digital system in which a master device and a set of slave devices exchange data in response to a clock signal and a separate phase signal.

5

## **BACKGROUND OF THE INVENTION**

Figure 1A is a simplified illustration of a prior art synchronous bus system. The system is described in U.S. Patent 5,432,823, which is assigned to the assignee of the present invention, and is hereby incorporated by reference.

10 The system 20 of Figure 1A includes a clock generator 22, a master device 24, and a set of slave devices 26\_A through 26\_N. A transmission channel is comprised of three components: a clock-to-master path 28, a turn-around path 29, and a clock-from-master path 30. The transmission channel ends at a termination block 31, which may be implemented with a resistor. Each clock pulse from the clock generator 22  
15 traverses from the clock-to-master path 28, through the turn-around path 29, through the clock-from-master path 30, and into the termination block 31. The turn-around path 29 can be implemented as a single package pin to which the clock-to-master path 28 and the clock-from-master path 30 are connected, provided that the created stub is relatively short.

20 The clock generator 22 is any standard clock source. The master device 24 is a device that can communicate with other master devices and with slave devices, and is

located near the turn-around path 29. By way of example, the master device 24 may be a microprocessor, a memory controller, or a peripheral controller.

The slave devices 26 can only communicate with master devices and may be located any where along the transmission channel. The slave devices 26 may be implemented with high speed memories, bus transceivers, peripheral devices, or input/output ports.

In the system of Figure 1A, a data/control bus 36 (sometimes referred to simply as a data bus 36) is used to transport data and control signals between the master device 24 and the slave devices 26\_A through 26\_N. This operation is timed by the clock signals on the transmission channel (28, 29, 30). More particularly, the master device 24 initiates an exchange of data by broadcasting an access request packet on the data bus 36. Each slave device 26 decodes the access request packet and determines whether it is the selected slave device and the type of access requested. The selected device then responds appropriately, either reading or writing a packet of data in a pipelined fashion.

In the system of Figure 1A, the master device 24 transmits data on the bus 36 contemporaneously with clock signals on the clock-from-master path 30. In other words, the transmission of data from the master device 24 to the slave devices 26 is timed by the clock signals on the clock-from master path 30. Conversely, each slave device transmits data contemporaneously with the clock signal on the clock-to-master path 28. That is, the transmission of data from the slave devices 26 to the master device 24 is timed by the clock signals on the clock-to-master path 28. The scheme of having clock and data signals travel in the same direction is used to reduce clock data skew.

Figure 1B illustrates timing circuitry used to coordinate the transmission and receipt of signals within a prior art slave device 26. As shown, complementary clock signals CTM and CTM', respectively on lines 28A and 28B, are received at a differential input buffer 32, the output of which is applied to the reference and phase offset inputs of a Delay-Locked Loop (DLL) 33 to generate an internal transmit clock signal on line 34. Similarly, complementary clock signals CFM and CFM', respectively on lines 30A and 30B, are received at a differential input buffer 35, the output of which is applied to the reference and phase inputs of a DLL 36 to generate an

internal receive clock signal on line 37. This differential buffering scheme is different than the non-differential (single-ended) buffering scheme used for data reception. Thus, prior art slave devices using this configuration are susceptible to timing skew errors between the frequency signal and the data signal.

5           Returning to Figure 1A, a problem with this prior art system is that there are impedance discontinuities on the clock loop (28, 29, 30). These impedance discontinuities create standing waves on the clock loop. The standing waves cause a timing shift, which effectively changes the delay from one slave device to another, despite uniform spacing. This problem is more fully appreciated with reference to  
10   Figure 2.

          Figure 2 illustrates the clock signal delay as a function of a slave device's position from the master device. Line 40 illustrates the nominal delay increasing at a uniform rate as the distance from the master device grows. Line 50 illustrates the effective delay created by standing waves on the clock loop. Line 50 demonstrates  
15   that different slave devices receive a non-uniform delay, despite uniform spacing. This meandering delay causes timing problems in the reading and writing of data from and to the data bus 36.

          One approach to solving this problem is to incorporate calibration circuitry on each slave device 26. The problem with this solution is that it complicates the  
20   configuration of each slave device 26: it makes each slave device 26 more expensive and it results in increased power consumption at each slave device.

          Another disadvantage of prior art systems is that attenuation of the clock signal amplitude is difficult to remedy. Adding buffers or making multiple copies of the clock to reduce attenuation has the undesirable effect of distorting the clock signal  
25   phase. A related disadvantage of prior art systems is that the lengths of the clock signal traces coupled to a given slave device must usually match the length of the datapath between the master and the slave device, complicating system layout.

          Yet another disadvantage of prior art systems is that the distribution of the clock signal in a differential format, as shown in Figure 1B, leads to differences  
30   between the clock and data reception circuitry within the slave device. These differences tend to produce undesirable timing skew between the clock and data. Accordingly, prior art systems either suffer the timing skew caused by differential

clock distribution or constrain the clock distribution circuitry to be the same as the data distribution circuitry, which usually necessitates a non-differential (single-ended) architecture.

Accordingly, it would be highly desirable to provide an alternate mechanism  
5 for improving the timing performance in a master-slave system.

## SUMMARY OF THE INVENTION

The apparatus of the invention is a master-slave system. The master-slave system includes a clock and phase signal generator to produce a clock signal at a given  
10 frequency and a phase signal at an "effective frequency," where the phase signal may or may not be periodic and has an "effective frequency" less than the given frequency. A clock line is connected to the clock and phase signal generator to carry the clock signal. A phase line is connected to the clock and phase signal generator to carry the phase signal. The phase line includes a phase-to-master path to carry a phase-to-  
15 master phase signal and a phase-from-master path to carry a phase-from-master phase signal. A master device is connected to the clock line and the phase line. A data bus is connected to the master device. A slave device is connected to the data bus, the clock line and the phase line. The slave device processes data on the data bus in response to the clock signal and the phase signal.

20 The invention also includes a method of operating a master-slave system. The method includes the step of generating a clock signal at a given frequency and a phase signal at an "effective frequency" less than the given frequency. The phase signal includes a phase-to-master signal and a phase-from-master signal. The master device writes data in response to the clock signal and the phase-to-master signal. The master  
25 device reads data in response to the clock signal and the phase-from-master signal.

The lower "effective frequency" phase signal does not produce standing waves which would introduce timing errors in the master-slave system. The phase signal is processed in the slave devices by known components that minimize expense and power consumption. Thus, the invention provides a low cost solution to improve  
30 timing performance in a master-slave system.

## BRIEF DESCRIPTION OF THE DRAWINGS

For a better understanding of the invention, reference should be made to the following detailed description taken in conjunction with the accompanying drawings, in which:

5       FIGURE 1A illustrates a master-slave system constructed in accordance with the prior art.

FIGURE 1B illustrates a slave device constructed in accordance with the prior art.

FIGURE 2 illustrates the prior art problem of meandering delay between a  
10       master device and a set of slave devices arising from standing waves on a clock loop.

FIGURE 3A illustrates a master-slave system constructed in accordance with an embodiment of the invention.

FIGURE 3B illustrates a master-slave system constructed in accordance with another embodiment of the invention

15       FIGURE 4 illustrates a clock and phase signal generator constructed in accordance with an embodiment of the invention.

FIGURE 5A illustrates a clock and phase signal generator constructed in accordance with another embodiment of the invention.

FIGURE 5B illustrates a pseudo random number generator and an associated  
20       timing diagram for one embodiment of the invention.

FIGURE 5C illustrates the timing diagram of a pseudo random number generator utilized in accordance with another embodiment of the invention.

FIGURE 5D illustrates the timing diagram of a pseudo random number generator utilized in accordance with still another embodiment of the invention.

25       FIGURE 6 illustrates a slave device constructed in accordance with an embodiment of the invention.

Like reference numerals refer to corresponding parts throughout the drawings.

## DETAILED DESCRIPTION OF THE INVENTION

30       Figure 3A illustrates a master-slave system 60 operated with a separate clock signal and phase signal in accordance with an embodiment of the invention. The system 60 includes a master device 62 (e.g., a memory controller) and a set of slave

devices 64\_A to 64\_N (e.g., a set of memory devices). The system utilizes a clock and phase signal generator 70. As its name implies, the clock and phase signal generator 70 produces a clock signal, which is applied to line 72, and a phase signal, which is applied to line 78. The clock and phase signal generator 70 produces two distinct signals: a clock signal and a phase signal. Thus, the clock and phase signal generator 70 can be implemented with two distinct signal generating circuits: a clock generator and a phase reference generator.

Observe in the prior art system of Figure 1A that the clock generator 22 generates a single clock signal, not the separate clock and phase signals produced by the clock and phase signal generator 70. In the prior art system of Figure 1A, the clock signal on line 28 is used to coordinate the transmission and receipt of data. With the present invention, separate clock and phase signals are used to coordinate the transmission and receipt of data.

A separate phase signal is used in accordance with the invention to avoid the prior art problem of standing waves created by high signal frequencies and impedance discontinuities. In one embodiment, the separate phase signal of the invention operates at a lower "effective frequency" than the clock signal on line 72. Herein, the phrase "effective frequency" refers to an average number of cycles per second computed over an extended (theoretically infinite) period of time. Thus, an effective frequency may be computed for both periodic and non-periodic signals. The lower effective frequency signal results in a phase line with negligible standing waves, thereby providing phase signals without timing shifts that would otherwise disrupt timing within the system.

The phase signal of the invention may be a divided-down version of the clock signal. In that case, the phase signal can be a periodic signal.

Line 72 is connected to a termination block 74, which may be implemented with a resistor. Line 72 is also connected to a clock node 76 of the master device 62. The phase line 78 has a turn around path at node 80 of the master device 62. The segment of the line 78 from the clock and phase signal generator 70 to the turn around path at node 80 forms a phase-to-master path, which carries a phase-to-master phase signal. The segment of line 78 from the turn around path at node 80 to the termination

block 82 (e.g., a termination resistor) forms a phase-from-master path, which carries a phase-from-master phase signal.

Each slave device 64 has a clock node 84 connected to the clock line 72, a phase-to-master node 86 connected to the phase-to-master path of line 78, and a phase-from-master node 88 connected to the phase-from-master path of line 78. Observe that there are separate input nodes for the clock signal and the phase signals. In the prior art, phase and timing information is gathered solely from the clock-to-master and clock-from-master nodes. In contrast, with the present invention, phase and timing information is gathered from separate clock and phase nodes.

As shown in Figure 3A, each slave device 64 further includes one or more data nodes 94 to process data carried on data bus 90. Data bus 90 preferably includes a termination block 92.

As discussed below, each slave device 64 uses the clock signal on node 84 and the phase-to-master signal on phase-to-master node 86 to transmit data to the master device 62 via data bus 90. Similarly, each slave device 64 uses the clock signal on node 84 and the phase-from-master signal to receive data via the data bus 90 from the master device 62.

Figure 3A illustrates phase reference/data path length matching of slave devices 64\_A through 64\_N. Observe in Figure 3A that the phase-to-master path between slave devices is a length "L", which is equivalent to the data bus length, "L", between the same devices. Similarly, the phase-from-master path between slave devices is the length "L", which is equivalent to the data bus length between the same devices. The length of the clock signal path does not have to be matched to the length of the data bus, as is the case in prior art systems. Thus, the clock signal path can be flexibly routed in a variety of ways.

Figure 3B illustrates differential signal buffers 73 to route a differential clock signal from the clock and phase signal generator 70. Thus, in accordance with the invention, a slave device can process a differential clock signal and a non-differential (single-ended) phase signal. This results in system design flexibility, as discussed below. In addition, the clock signal can be buffered, as desired, since skew between the clock signal and data signal does not have to be minimized, as is the case in prior art systems.



Figure 4 illustrates an implementation of the clock and phase signal generator 70. The circuit 70 includes a clock source 100. The clock signal from the clock source 100 may be buffered at buffer 101. In a differential signaling mode, an inverting node 102 of the buffer 101 is used to produce an inverted version of the clock signal. The clock signal and the inverted signal are applied to line 72 via nodes 103. Thus, a clock signal generator of the invention includes a clock source 100, and optionally, a buffer 101.

Figure 4 also illustrates that the circuit 70 includes a divide-by-N circuit 104 to divide down the clock signal from the clock source 100. The divide-by-N circuit 104 produces a lower frequency phase signal that will not produce standing waves on the phase line 78. The divide-by-N circuit may produce a non-fractional number (e.g., 3.5). Thus, the divide-by-N circuit may be viewed as an M/N divider, where M and N are each integers.

By way of example, in a 400 MHz system a clock cycle has a period of 2.5 ns. If a divide by 16 circuit is used, the phase signal has a period of 40 ns. A signal of this type will not produce standing waves on the phase line 78. Preferably, the lower frequency phase signal is processed with a buffer 106 prior to being applied to the phase line 78 via node 107. Thus, in one embodiment of the invention, a phase signal generator includes a clock source 100, a divide-by-N circuit 104, and a buffer 106.

The clock and phase signal generator 70B of Figure 4 produces a phase signal that is periodic in nature. The remaining embodiments of the clock and phase signal generator produce a phase signal that is non-periodic.

Figure 5A illustrates an alternate embodiment of the clock and phase signal generator 70. The circuit of Figure 5A has the same components as the circuit of Figure 4 with the exception that the divide-by-N circuit 104 is replaced with a pseudo random number generator 110. The pseudo random number generator 110 generates a non-periodic or non-continuous spread spectrum signal. Thus, the phase signal produced by the generator of Figure 5A does not have a single frequency. Nevertheless, this signal can be used as a reference signal to coordinate the receipt and transmission of data, as discussed below. The non-periodic or non-continuous signal is useful in various noise reduction or power saving schemes.

The concept behind the pseudo random number generator 110 is that so long as the phase reference cycles at least once every N cycles of the clock signal proper phase lock can be maintained by the slave delay-locked loops. Figures 5B, 5C, and 5D illustrate timing diagrams for three different embodiments of the pseudo random  
5 generator 110.

Effective frequency can be explained with reference to Figure 5B. Pseudo random number generator 110A consists of 4 linear feedback shift registers 701-704 (hereinafter LFSRs) and an exclusive-OR (XOR) gate 700, with inputs from the LFSR 703 and LFSR 704 and an output to the LFSR 701. The XOR gate 700 produces a  
10 digital high output when the outputs of flip-flops 703 and 704 are opposite, otherwise a digital low output signal is produced, this results in the following pattern at the output of flip-flop 701: 10001001101011, as shown in Figure 5B. Thus, even with a periodic input clock signal, CLK, the output of the pseudo random number generator 110A is not periodic. The output signal provides only phase information, not clock  
15 information. Thus, it has an effective frequency, but is not periodic.

For the circuit 110A of Figure 5B, the number of registers/bits is preferably less than N, where N is the maximum number of clock cycles that can transpire without a transition of the phase reference without the loss of phase lock. The LFSR must have a transition at least once every K clock cycles, where K is the number of  
20 registers in the LFSR. Naturally, other circuits may be used to implement a pseudo-random number generator, as appreciated with reference to Figures 5C and 5D.

Figure 5C illustrates timing diagrams for an alternate pseudo random generator used in accordance with an embodiment of the invention. In the scheme of Figure 5C, the pseudo random number generator is configured to output a new value M after each  
25 N cycles of the clock, CLK. The value M indicates the phase reference signal is to transition, e.g. from high to low, at the Mth cycle of the N cycles. The phase reference signal (Phase Ref) transitions, e.g. from low to high, after K cycles or at least before N cycles of CLK. In Figure 5C,  $K = 1$ . So, if the pseudo random number generator randomly specifies a number between 1 and N (a new number M after every N cycles  
30 of the clock signal), phase lock is maintained using a non-periodic phase reference signal that can be described as having an effective frequency. Assuming complete randomness in the value of M, the effective frequency of the phase reference signal

converges to the clock frequency/N. With this approach, the effective frequency is the average number of cycles per second of the phase reference signal over an extended period of time.

Figure 5D illustrates the use of a pseudo random number generator configured to output a value M used to divide the frequency of the clock signal, CLK. A new value M is specified every N cycles. Preferably, M ranges randomly between 1 and N/2. In this embodiment, the signal has no fixed period over time intervals greater than N clock cycles, but does exhibit limited periodicity within selected intervals of N clock cycles.

Figure 6 illustrates a slave device 64 constructed in accordance with an embodiment of the invention. The figure illustrates a clock node 84 to receive a single-ended or differential clock signal. The figure also illustrates a phase-to-master node 86 to receive a phase-to-master signal, which may be a single ended or differential signal. The slave device 64 also includes a phase-from-master node 88 to receive a phase-from-master signal, which may be a single ended or differential signal. Advantageously, the present invention allows single-ended phase signals. Prior art master-slave systems typically require that the phase information be acquired from the same buffer used to receive the clock signal. In some systems it is advantageous to use a differential mode clock even though this tends to produce skew between the clock input buffer and non-differential data input buffers. It is advantageous to design the phase input buffers to be as identical as possible to the data input buffers. The present invention provides this type of design flexibility.

As shown in Figure 6, a first delay-locked loop 120 processes the clock signal and the phase-from-master signal to produce a receive clock signal, which is applied to receive circuitry 126. The receive circuitry 126, responsive to the receive clock signal, receives data from node 94, which is attached to the data bus 90 of Figure 3. In the case of a slave device that is a memory, the receive circuitry 126 routes the data to the memory core 130.

A second delay-locked loop 122 processes the clock signal and the phase-to-master signal to produce a transmit clock signal, which is applied to transmit circuitry 128. The transmit circuitry 128, responsive to the transmit clock signal, transmits data

to node 94, which is attached to the data bus 90. In the case of a slave device that is a memory, the transmit circuitry 128 routes the data from the memory core 130.

Each delay-locked loop operates to align the received clock signal to the relevant phase signal for optimum data recovery and transmission. By using a random  
5 phase reference signal and a phase distribution line constructed to match the physical attributes of the data lines, the parasitic effects will match; therefore, the delay locked loop output will be automatically adjusted for optimum signaling margin.

Those skilled in the art will recognize a number of advantages associated with the present invention. The lower effective frequency phase signal does not produce  
10 standing waves which would introduce timing errors in the master-slave system. The phase signal is processed in the slave devices by known components (such as a delay-locked loop) that minimize expense and power consumption. Thus, the invention provides a low cost solution to improve timing performance in a master-slave system.

Observe that with the present invention, the clock line 72 may have an arbitrary  
15 topology since the clock phase is not relevant. This allows for more flexibility in system layout. Another advantage associated with the invention is that the clock can be buffered. Thus, with the present invention, the clock can be buffered and routed as desired. In many prior art master-slave systems, the clock and data signals must be constructed in the same manner. With the present invention, one may design a system  
20 to produce a clock signal with a larger amplitude than the phase reference signal.

Another advantage of the present invention is the there is a great deal of design flexibility in the buffering circuitry of the slave devices. That is, different buffering schemes can be used for the clock signal, the phase signal, and the data signal. These buffering schemes can be matched or mis-matched, as desired. In contrast, in the prior  
25 art, the buffering for the clock and phase signals is unitary and therefore results in various design tradeoffs. For example, if the clock and phase signal buffering matches the data reception buffering, then a single-ended scheme must be used. If the clock and phase signal buffering does not match the data reception buffering, timing skew problems arise. This timing skew is avoided with the present invention by having the  
30 phase signal and data signal buffers in an identical configuration, while the clock signal buffering is optimized in a separate configuration, e.g., a differential signal buffering configuration.

The foregoing description, for purposes of explanation, used specific nomenclature to provide a thorough understanding of the invention. However, it will be apparent to one skilled in the art that the specific details are not required in order to practice the invention. In other instances, well known circuits and devices are shown in block diagram form in order to avoid unnecessary distraction from the underlying invention. Thus, the foregoing descriptions of specific embodiments of the present invention are presented for purposes of illustration and description. They are not intended to be exhaustive or to limit the invention to the precise forms disclosed, obviously many modifications and variations are possible in view of the above teachings. The embodiments were chosen and described in order to best explain the principles of the invention and its practical applications, to thereby enable others skilled in the art to best utilize the invention and various embodiments with various modifications as are suited to the particular use contemplated. It is intended that the scope of the invention be defined by the following claims and their equivalents.

IN THE CLAIMS:

1. A slave device for use in a master-slave system, comprising:  
a clock node to receive a clock signal;  
5 a phase-to-master node to receive a phase-to-master phase signal; and  
a phase-from-master node to receive a phase-from master phase signal.
2. The slave device of claim 1 wherein said slave device includes a delay-locked  
loop to process said clock signal and said phase-to-master signal to produce a transmit  
10 clock signal.
3. The slave device of claim 2 wherein said slave device includes transmit  
circuitry to transmit data to a data bus in response to said transmit clock signal.
- 15 4. The slave device of claim 1 wherein said slave device includes a delay-locked  
loop to process said clock signal and said phase-from-master signal to produce a  
receive clock signal.
5. The slave device of claim 4 wherein said slave device includes receive circuitry  
20 to receive data from a data bus in response to said receive clock signal.
6. The slave device of claim 1 wherein said slave device processes a single-ended  
phase-to-master phase signal.
- 25 7. The slave device of claim 1 wherein said slave device processes a single-ended  
phase-from-master phase signal.
8. A master-slave system, comprising:  
a clock signal generator to produce a clock signal;  
30 a phase signal generator to produce a phase signal;  
a clock line connected to said clock signal generator to carry said clock signal;

a phase line connected to said phase signal generator to carry said phase signal,  
said phase line including a phase-to-master path to carry a phase-to-master phase  
signal and a phase-from-master path to carry a phase-from-master phase signal;

a master device connected to said clock line and said phase line;

5 a data bus connected to said master device; and

a slave device connected to said data bus, said clock line and said phase line,  
said slave device processing data on said data bus in response to said clock signal and  
said phase signal.

10 9. The master-slave system of claim 8 wherein said phase signal generator  
includes a divide-by-N circuit to produce said phase signal from said clock signal.

10. The master-slave device of claim 8 wherein said clock and phase signal  
generator includes a pseudo-random number generator to produce said phase signal  
15 from said clock signal.

11. The master-slave device of claim 8 wherein said slave device includes a delay-  
locked loop to process said clock signal and said phase-to-master signal to produce a  
transmit clock signal  
20

12. The master-slave device of claim 11 wherein said slave device includes  
transmit circuitry to transmit data to said data bus in response to said transmit clock  
signal.

25 13. The master-slave device of claim 8 wherein said slave device includes a delay-  
locked loop to process said clock signal and said phase-from-master signal to produce  
a receive clock signal.

14. The master-slave device of claim 13 wherein said slave device includes receive  
30 circuitry to receive data from said data bus in response to said receive clock signal.

15. The master-slave device of claim 8 wherein said phase signal has an effective frequency that is lower than the frequency of said clock signal.
16. The master-slave device of claim 8 wherein said phase signal is non-periodic.
- 5 17. A method of operating a master-slave system, said method comprising the steps of:
- generating a clock signal and a phase signal, said phase signal including a phase-to-master signal and a phase-from-master signal;
- 10 transmitting data to a master device in response to said clock signal and said phase-to-master signal; and
- receiving data from said master device in response to said clock signal and said phase-from-master signal.
- 15 18. The method of claim 17 wherein said transmitting data comprises:
- producing a transmit clock signal having a frequency determined by said clock signal and said phase-to-master signal.
19. The method of claim 18 wherein said transmitting data comprises:
- 20 operating data transmit circuitry in response to said transmit clock signal.
20. The method of claim 17 wherein said receiving data comprises:
- producing a receive clock signal having a frequency determined by said clock signal and said phase-from-master signal.
- 25 21. The method of claim 20 wherein said receiving data comprises:
- operating receive circuitry in response to said receive clock.
22. The method of claim 17 wherein said generating step includes the step of
- 30 generating said phase signal from said clock signal.



23. The method of claim 22 wherein said generating step includes the step of generating said phase signal as a divided clock signal.
24. The method of claim 22 wherein said generating step includes the step of  
5 generating said phase signal as a pseudo-random function of said clock signal.
25. The method of claim 22 wherein said phase signal has an effective frequency that is lower than the frequency of said clock signal.
- 10 26. The method of claim 22 wherein said phase signal is non-periodic.

## ABSTRACT

A master-slave system includes a clock and phase signal generator to produce a clock signal at a given frequency and a phase signal at an effective frequency, where the phase signal may or may not be periodic and has an effective frequency less than the given frequency. A clock line is connected to the clock and phase signal generator to carry the clock signal. A phase line is connected to the clock and phase signal generator to carry the phase signal. The phase line includes a phase-to-master path to carry a phase-to-master phase signal and a phase-from-master path to carry a phase-from-master phase signal. A master device is connected to the clock line and the phase line. A data bus is connected to the master device. A slave device is connected to the data bus, the clock line and the phase line. The slave device processes data on the data bus in response to the clock signal and the phase signal.




Figure 1A  
(Prior Art)




Figure 1B




Figure 2  
(Prior Art)




Figure 3A




Figure 3B




Figure 4




Figure 5A






Figure 5B




Figure 5C




Figure 5D




Figure 6

## DECLARATION FOR PATENT APPLICATION

As a below-named inventor, I hereby declare that:

My residence, post office address and citizenship are as stated below next to my name,

I believe I am the original, first and sole inventor (if only one name is listed below) or an original, first and joint inventor (if plural names are listed below) of the subject matter which is claimed and for which a patent is sought on the invention entitled *Apparatus and Method for Operating a Master-Slave System with a Clock Signal and a Separate Phase Signal* the specification of which

☒ is attached hereto.

☐ was filed on \_\_\_\_\_ as Application Serial No. \_\_\_\_\_  
and was amended on \_\_\_\_\_. (if applicable)

I hereby state that I have reviewed and understand the contents of the above-identified specification, including the claims, as amended by any amendment referred to above.

I acknowledge the duty to disclose to the Patent Office all information known to me to be :  
material to patentability as defined in 37 C.F.R. 1.56.

I hereby claim foreign priority benefits under Title 35, United States Code, §119 of any foreign application(s) for patent or inventor's certificate listed below and have also identified below any foreign application for patent or inventor's certificate having a filing date before that of the application on which priority is claimed:

Prior Foreign Application(s)

Priority Claimed

\_\_\_\_\_  
(Number)

\_\_\_\_\_  
(Country)

\_\_\_\_\_  
(Date Filed)

Yes ☐

No ☐

I hereby claim the benefit under Title 35, United States Code, §120 of any United States application(s) listed below and, insofar as the subject matter of each of the claims of this application is not disclosed in the prior United States application in the manner provided by the first paragraph of Title 35, United States Code, §112, I acknowledge the duty to disclose to the Patent Office all information known to me to be material to patentability as defined in 37 C.F.R. 1.56 which occurred between the filing date of the prior application and the national or PCT international filing date of this application:

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Status)  
(patented, pending, abandoned)

\_\_\_\_\_  
(Application Serial No.)

\_\_\_\_\_  
(Filing Date)

\_\_\_\_\_  
(Status)  
(patented, pending, abandoned)

I hereby claim the benefit under Title 35, United States Code §119(e) of any United States provisional application(s) listed below.

(Application Serial No.)

(Filing Date)

Direct all telephone calls to William S. Galliani at (650) 493-4935. Address all correspondence to:

PENNIE & EDMONDS LLP  
3300 Hillview Avenue  
Palo Alto, CA 94304

File No. 9797-057-999

I hereby declare that all statements made herein of my own knowledge are true and that all statements made on information and belief are believed to be true; and further that these statements were made with the knowledge that willful false statements and the like so made are punishable by fine or imprisonment, or both, under Title 18, United States Code, §1001 and that such willful false statements may jeopardize the validity of the application or any patent issued thereon.

Full name of sole or  
first inventor:

Donald V. Perino

Inventor's signature:

Donald V. Perino

Date:

July 27, 2000

Residence:

14528 High Meadow Way, North Potomac, MD 20878

Citizenship:

USA

Post Office Address:

14528 High Meadow Way

North Potomac, MD 20878